MerryMage
|
699c5f36d5
|
system: Simplify static_cast
|
2020-04-22 20:46:21 +01:00 |
|
MerryMage
|
3f602129f4
|
system: Ensure value of CNTPCT_EL0 is accurate
Since we currently only update the host's tick count at the end of a
block, we force an end-of-block before executing a MRS %, CNTPCT_ELO
instruction.
|
2020-04-22 20:46:21 +01:00 |
|
Lioncash
|
73b9e4b276
|
A64: system: Use an enum class for MRS/MSR register encodings
Reduces the need to manually write out the register bit encodings repeatedly.
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
fd075d8d68
|
system: Raise exception for YIELD, WFE, WFI, SEV, SEVL
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
c832cec96d
|
Correct FPSR and FPCR
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
e4697b1676
|
A64: Implement system register TPIDR_EL0
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
e3da92024e
|
A64: Implement system registers FPCR and FPSR
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
9e4e4e9c1d
|
A64: Implement system register CNTPCT_EL0
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
1e15283d00
|
A64: Implement system register CTR_EL0
|
2020-04-22 20:46:15 +01:00 |
|
MerryMage
|
2a6619d59c
|
A64: Implement CLREX
|
2020-04-22 20:46:14 +01:00 |
|
MerryMage
|
8756487554
|
A64: Partially implement MRS
|
2020-04-22 20:46:14 +01:00 |
|
MerryMage
|
bfd65bedfe
|
A64: Implement DSB, DMB
|
2020-04-22 20:46:14 +01:00 |
|
Lioncash
|
67443efb62
|
General: Convert multiple namespace specifiers to nested namespace specifiers where applicable
Makes namespacing a little less noisy
|
2020-04-22 20:44:38 +01:00 |
|
Lioncash
|
ae5dbcbed6
|
A64: Implement HINT, NOP, YIELD, WFE, WFI, SEV, and SEVL
Truly the most difficult A64 instructions to implement.
|
2020-04-22 20:42:46 +01:00 |
|