Suyu/sirit
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/sirit.git synced 2026-01-08 15:39:17 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Add OpIAdd and OpBitwiseAnd

Browse source
This commit is contained in:
ReinUsesLisp 2018-11-03 00:52:44 -03:00
parent 15a4d3c0d4
commit d4c95981b5
3 changed files with 24 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

7
include/sirit/sirit.h
View file

@ -262,11 +262,18 @@ class Module {
/// The least-significant bits will be zero filled.
Id OpShiftLeftLogical(Id result_type, Id base, Id shift);
/// Result is 1 if both Operand 1 and Operand 2 are 1. Result is 0 if either
/// Operand 1 or Operand 2 are 0.
Id OpBitwiseAnd(Id result_type, Id operand_1, Id operand_2);
// Arithmetic
/// Unsigned-integer division of Operand 1 divided by Operand 2.
Id OpUDiv(Id result_type, Id operand_1, Id operand_2);
/// Integer addition of Operand 1 and Operand 2.
Id OpIAdd(Id result_type, Id operand_1, Id operand_2);
private:
Id AddCode(std::unique_ptr<Op> op);