mirror of
https://git.suyu.dev/suyu/sirit.git
synced 2026-01-04 13:44:59 +01:00
Add OpAny and OpAll
This commit is contained in:
parent
4a0c6e03e1
commit
ae7c664016
2 changed files with 8 additions and 0 deletions
|
|
@ -346,6 +346,12 @@ public:
|
|||
|
||||
// Logical
|
||||
|
||||
/// Result is true if any component of Vector is true, otherwise result is false.
|
||||
Id OpAny(Id result_type, Id vector);
|
||||
|
||||
/// Result is true if all components of Vector are true, otherwise result is false.
|
||||
Id OpAll(Id result_type, Id vector);
|
||||
|
||||
/// Result is true if x is an IEEE NaN, otherwise result is false.
|
||||
Id OpIsNan(Id result_type, Id operand);
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue