mirror of
https://git.suyu.dev/suyu/sirit.git
synced 2026-01-03 21:25:25 +01:00
Add OpMemoryBarrier
This commit is contained in:
parent
e1a6729df7
commit
12f40a8032
3 changed files with 26 additions and 0 deletions
|
|
@ -364,6 +364,11 @@ public:
|
|||
/// Finish the current primitive and start a new one. No vertex is emitted.
|
||||
Id OpEndPrimitive();
|
||||
|
||||
// Barrier
|
||||
|
||||
/// Control the order that memory accesses are observed.
|
||||
Id OpMemoryBarrier(Id scope, Id semantics);
|
||||
|
||||
// Logical
|
||||
|
||||
/// Result is true if any component of Vector is true, otherwise result is false.
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue