Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-07 06:58:15 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions
dynarmic/src/frontend
History
Sebastian Valle d589c63107 Implemented the ARM SEL instruction, with tests. (#39) 
The test for this instruction is very peculiar. As the instruction's behavior depends on the value of the CPSR, we generate a MSR instruction after each SEL instruction to change the CPSR.
2016-11-23 18:14:07 +00:00
..
arm FPSCR: Mask away reserved bits (#34) 2016-09-21 17:51:13 +01:00
decoder decoder: Generify the matcher interface (#33) 2016-09-17 09:48:18 +01:00
disassembler decoder: Generify the matcher interface (#33) 2016-09-17 09:48:18 +01:00
ir Add missing explicit specifiers (#27) 2016-09-07 12:08:48 +01:00
translate Implemented the ARM SEL instruction, with tests. (#39) 2016-11-23 18:14:07 +00:00