mirror of
https://git.suyu.dev/suyu/dynarmic.git
synced 2026-01-07 15:08:22 +01:00
A64: Implement ISB
Given we want to ensure that all instructions are fetched again, we can treat an ISB instruction as a code cache flush.
This commit is contained in:
parent
be53e356a2
commit
f3f60cd179
9 changed files with 45 additions and 20 deletions
|
|
@ -66,6 +66,7 @@ A64OPC(ExceptionRaised, T::Void, T::U64,
|
|||
A64OPC(DataCacheOperationRaised, T::Void, T::U64, T::U64 )
|
||||
A64OPC(DataSynchronizationBarrier, T::Void, )
|
||||
A64OPC(DataMemoryBarrier, T::Void, )
|
||||
A64OPC(InstructionSynchronizationBarrier, T::Void, )
|
||||
A64OPC(GetCNTFRQ, T::U32, )
|
||||
A64OPC(GetCNTPCT, T::U64, )
|
||||
A64OPC(GetCTR, T::U32, )
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue