Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-05 05:58:19 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

A32: Implement ASIMD VBIT (register)

Browse source
This commit is contained in:
Lioncash 2020-05-16 13:27:39 -04:00 • committed by merry
parent d624059ead
commit ee9a81dcba
3 changed files with 8 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/frontend/A32/translate/impl/asimd_three_same.cpp
View file

@ -92,4 +92,10 @@ bool ArmTranslatorVisitor::asimd_VBSL(bool D, size_t Vn, size_t Vd, bool N, bool
return ir.Or(ir.And(reg_n, reg_d), ir.And(reg_m, ir.Not(reg_d)));
});
}
bool ArmTranslatorVisitor::asimd_VBIT(bool D, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm) {
return BitwiseInstructionWithDst(*this, D, Vn, Vd, N, Q, M, Vm, [this](const auto& reg_d, const auto& reg_n, const auto& reg_m) {
return ir.Or(ir.And(reg_n, reg_m), ir.And(reg_d, ir.Not(reg_m)));
});
}
} // namespace Dynarmic::A32