Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-03 13:14:42 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

A64: Implement STR (register, SIMD&FP), LDR (register, SIMD&FP)

Browse source
This commit is contained in:
MerryMage 2018-02-11 01:06:26 +00:00
parent a455ff70c9
commit e7041d7196
4 changed files with 81 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

10
src/frontend/A64/translate/impl/impl.cpp
View file

@ -210,12 +210,18 @@ void TranslatorVisitor::V(size_t bitsize, Vec vec, IR::U128 value) {
}
}
IR::UAny TranslatorVisitor::V_scalar(size_t bitsize, Vec vec) {
IR::UAnyU128 TranslatorVisitor::V_scalar(size_t bitsize, Vec vec) {
if (bitsize == 128) {
return V(128, vec);
}
// TODO: Optimize
return ir.VectorGetElement(bitsize, ir.GetQ(vec), 0);
}
void TranslatorVisitor::V_scalar(size_t /*bitsize*/, Vec vec, IR::UAny value) {
void TranslatorVisitor::V_scalar(size_t bitsize, Vec vec, IR::UAnyU128 value) {
if (bitsize == 128) {
return V(128, vec, value);
}
// TODO: Optimize
ir.SetQ(vec, ir.ZeroExtendToQuad(value));
}