mirror of
https://git.suyu.dev/suyu/dynarmic.git
synced 2026-01-02 12:44:34 +01:00
ir: Add opcodes for performing vector absolute values
This commit is contained in:
parent
84d49309b9
commit
e33dcce14a
4 changed files with 86 additions and 0 deletions
|
|
@ -789,6 +789,21 @@ U128 IREmitter::VectorSetElement(size_t esize, const U128& a, size_t index, cons
|
|||
}
|
||||
}
|
||||
|
||||
U128 IREmitter::VectorAbs(size_t esize, const U128& a) {
|
||||
switch (esize) {
|
||||
case 8:
|
||||
return Inst<U128>(Opcode::VectorAbs8, a);
|
||||
case 16:
|
||||
return Inst<U128>(Opcode::VectorAbs16, a);
|
||||
case 32:
|
||||
return Inst<U128>(Opcode::VectorAbs32, a);
|
||||
case 64:
|
||||
return Inst<U128>(Opcode::VectorAbs64, a);
|
||||
}
|
||||
UNREACHABLE();
|
||||
return {};
|
||||
}
|
||||
|
||||
U128 IREmitter::VectorAdd(size_t esize, const U128& a, const U128& b) {
|
||||
switch (esize) {
|
||||
case 8:
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue