Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2025-12-29 02:35:22 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

TranslateArm: Implement MRS, MSR (imm), MSR (reg)

Browse source
This commit is contained in:
MerryMage 2016-08-14 19:39:16 +01:00
parent 30f3d869cc
commit e164ede4dc
9 changed files with 95 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

15
src/frontend/disassembler/disassembler_arm.cpp
View file

@ -749,8 +749,19 @@ public:
// Status register access instructions
std::string arm_CPS() { return "ice"; }
std::string arm_MRS() { return "ice"; }
std::string arm_MSR() { return "ice"; }
std::string arm_MRS(Cond cond, Reg d) {
return Common::StringFromFormat("mrs%s %s, apsr", CondToString(cond), RegToString(d));
}
std::string arm_MSR_imm(Cond cond, int mask, int rotate, Imm8 imm8) {
bool write_nzcvq = Common::Bit<1>(mask);
bool write_g = Common::Bit<0>(mask);
return Common::StringFromFormat("msr%s apsr_%s%s, #%u", CondToString(cond), write_nzcvq ? "nzcvq" : "", write_g ? "g" : "", ArmExpandImm(rotate, imm8));
}
std::string arm_MSR_reg(Cond cond, int mask, Reg n) {
bool write_nzcvq = Common::Bit<1>(mask);
bool write_g = Common::Bit<0>(mask);
return Common::StringFromFormat("msr%s apsr_%s%s, %s", CondToString(cond), write_nzcvq ? "nzcvq" : "", write_g ? "g" : "", RegToString(n));
}
std::string arm_RFE() { return "ice"; }
std::string arm_SETEND(bool E) {
return E ? "setend be" : "setend le";