Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2025-12-27 17:55:21 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

ir: Add opcodes for unsigned saturating left shifts

Browse source
This commit is contained in:
Lioncash 2018-09-18 18:09:47 -04:00 • committed by MerryMage
parent ab60720418
commit d426dfe942
5 changed files with 76 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/frontend/ir/microinstruction.cpp
View file

@ -380,6 +380,10 @@ bool Inst::WritesToFPSRCumulativeSaturationBit() const {
case Opcode::VectorUnsignedSaturatedNarrow16:
case Opcode::VectorUnsignedSaturatedNarrow32:
case Opcode::VectorUnsignedSaturatedNarrow64:
case Opcode::VectorUnsignedSaturatedShiftLeft8:
case Opcode::VectorUnsignedSaturatedShiftLeft16:
case Opcode::VectorUnsignedSaturatedShiftLeft32:
case Opcode::VectorUnsignedSaturatedShiftLeft64:
return true;
default: