Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-04 13:44:31 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

ir_emitter: Default fpcr_controlled arguments to true

Browse source
This commit is contained in:
MerryMage 2020-06-19 22:46:19 +01:00
parent 794440cf8d
commit d3664b03fe
12 changed files with 62 additions and 68 deletions
Download patch file Download diff file Expand all files Collapse all files

20
src/frontend/ir/ir_emitter.h
View file

@ -310,15 +310,15 @@ public:
U128 ZeroVector();
U16U32U64 FPAbs(const U16U32U64& a);
U32U64 FPAdd(const U32U64& a, const U32U64& b, bool fpcr_controlled);
NZCV FPCompare(const U32U64& a, const U32U64& b, bool exc_on_qnan, bool fpcr_controlled);
U32U64 FPDiv(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U32U64 FPMax(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U32U64 FPMaxNumeric(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U32U64 FPMin(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U32U64 FPMinNumeric(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U32U64 FPMul(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U16U32U64 FPMulAdd(const U16U32U64& addend, const U16U32U64& op1, const U16U32U64& op2, bool fpcr_controlled);
U32U64 FPAdd(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
NZCV FPCompare(const U32U64& a, const U32U64& b, bool exc_on_qnan, bool fpcr_controlled = true);
U32U64 FPDiv(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U32U64 FPMax(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U32U64 FPMaxNumeric(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U32U64 FPMin(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U32U64 FPMinNumeric(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U32U64 FPMul(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U16U32U64 FPMulAdd(const U16U32U64& addend, const U16U32U64& op1, const U16U32U64& op2, bool fpcr_controlled = true);
U32U64 FPMulX(const U32U64& a, const U32U64& b);
U16U32U64 FPNeg(const U16U32U64& a);
U16U32U64 FPRecipEstimate(const U16U32U64& a);
@ -328,7 +328,7 @@ public:
U16U32U64 FPRSqrtEstimate(const U16U32U64& a);
U16U32U64 FPRSqrtStepFused(const U16U32U64& a, const U16U32U64& b);
U32U64 FPSqrt(const U32U64& a);
U32U64 FPSub(const U32U64& a, const U32U64& b, bool fpcr_controlled);
U32U64 FPSub(const U32U64& a, const U32U64& b, bool fpcr_controlled = true);
U16 FPDoubleToHalf(const U64& a, FP::RoundingMode rounding);
U32 FPDoubleToSingle(const U64& a, FP::RoundingMode rounding);
U64 FPHalfToDouble(const U16& a, FP::RoundingMode rounding);