Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-05 14:08:17 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

IR: Implement FPRSqrtEstimate

Browse source
This commit is contained in:
MerryMage 2018-07-22 18:18:22 +01:00
parent 16061c28f3
commit bde58b04d4
8 changed files with 132 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

7
src/frontend/ir/ir_emitter.cpp
View file

@ -1456,6 +1456,13 @@ U32U64 IREmitter::FPRoundInt(const U32U64& a, FP::RoundingMode rounding, bool ex
return Inst<U64>(Opcode::FPRoundInt64, a, static_cast<u8>(rounding), Imm1(exact));
}
U32U64 IREmitter::FPRSqrtEstimate(const U32U64& a) {
if (a.GetType() == Type::U32) {
return Inst<U32>(Opcode::FPRSqrtEstimate32, a);
}
return Inst<U64>(Opcode::FPRSqrtEstimate64, a);
}
U32U64 IREmitter::FPSqrt(const U32U64& a) {
if (a.GetType() == Type::U32) {
return Inst<U32>(Opcode::FPSqrt32, a);

1
src/frontend/ir/ir_emitter.h
View file

@ -267,6 +267,7 @@ public:
U32U64 FPMulAdd(const U32U64& a, const U32U64& b, const U32U64& c, bool fpscr_controlled);
U32U64 FPNeg(const U32U64& a);
U32U64 FPRoundInt(const U32U64& a, FP::RoundingMode rounding, bool exact);
U32U64 FPRSqrtEstimate(const U32U64& a);
U32U64 FPSqrt(const U32U64& a);
U32U64 FPSub(const U32U64& a, const U32U64& b, bool fpscr_controlled);
U32 FPDoubleToSingle(const U64& a, bool fpscr_controlled);

2
src/frontend/ir/opcodes.inc
View file

@ -386,6 +386,8 @@ OPCODE(FPNeg32, T::U32, T::U32
OPCODE(FPNeg64, T::U64, T::U64 )
OPCODE(FPRoundInt32, T::U32, T::U32, T::U8, T::U1 )
OPCODE(FPRoundInt64, T::U64, T::U64, T::U8, T::U1 )
OPCODE(FPRSqrtEstimate32, T::U32, T::U32 )
OPCODE(FPRSqrtEstimate64, T::U64, T::U64 )
OPCODE(FPSqrt32, T::U32, T::U32 )
OPCODE(FPSqrt64, T::U64, T::U64 )
OPCODE(FPSub32, T::U32, T::U32, T::U32 )