Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-08 15:38:19 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

frontend/ir_emitter: Add half-precision opcode for FPMulAdd

Browse source
This commit is contained in:
Lioncash 2019-04-13 00:12:25 -04:00 • committed by MerryMage
parent 79a892d23c
commit bd82513199
6 changed files with 57 additions and 42 deletions
Download patch file Download diff file Expand all files Collapse all files

13
src/frontend/ir/ir_emitter.cpp
View file

@ -1867,13 +1867,20 @@ U32U64 IREmitter::FPMul(const U32U64& a, const U32U64& b, bool fpcr_controlled)
}
}
U32U64 IREmitter::FPMulAdd(const U32U64& a, const U32U64& b, const U32U64& c, bool fpcr_controlled) {
U16U32U64 IREmitter::FPMulAdd(const U16U32U64& a, const U16U32U64& b, const U16U32U64& c, bool fpcr_controlled) {
ASSERT(fpcr_controlled);
ASSERT(a.GetType() == b.GetType());
if (a.GetType() == Type::U32) {
switch (a.GetType()) {
case Type::U16:
return Inst<U16>(Opcode::FPMulAdd16, a, b, c);
case Type::U32:
return Inst<U32>(Opcode::FPMulAdd32, a, b, c);
} else {
case Type::U64:
return Inst<U64>(Opcode::FPMulAdd64, a, b, c);
default:
UNREACHABLE();
return U16U32U64{};
}
}