Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-07 06:58:15 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

Relicense to 0BSD

Browse source
This commit is contained in:
MerryMage 2020-04-23 15:25:11 +01:00
parent d51a83d265
commit a8a712c801
286 changed files with 574 additions and 1035 deletions
Download patch file Download diff file Expand all files Collapse all files

29
src/frontend/A64/translate/impl/impl.cpp
View file

@ -1,7 +1,6 @@
/* This file is part of the dynarmic project.
* Copyright (c) 2018 MerryMage
* This software may be used and distributed according to the terms of the GNU
* General Public License version 2 or any later version.
* SPDX-License-Identifier: 0BSD
*/
#include "common/bit_util.h"
@ -128,8 +127,7 @@ IR::UAny TranslatorVisitor::I(size_t bitsize, u64 value) {
case 64:
return ir.Imm64(value);
default:
ASSERT_MSG(false, "Imm - get: Invalid bitsize");
return {};
ASSERT_FALSE("Imm - get: Invalid bitsize");
}
}
@ -144,8 +142,7 @@ IR::UAny TranslatorVisitor::X(size_t bitsize, Reg reg) {
case 64:
return ir.GetX(reg);
default:
ASSERT_MSG(false, "X - get: Invalid bitsize");
return {};
ASSERT_FALSE("X - get: Invalid bitsize");
}
}
@ -158,7 +155,7 @@ void TranslatorVisitor::X(size_t bitsize, Reg reg, IR::U32U64 value) {
ir.SetX(reg, value);
return;
default:
ASSERT_MSG(false, "X - set: Invalid bitsize");
ASSERT_FALSE("X - set: Invalid bitsize");
}
}
@ -169,7 +166,7 @@ IR::U32U64 TranslatorVisitor::SP(size_t bitsize) {
case 64:
return ir.GetSP();
default:
ASSERT_MSG(false, "SP - get : Invalid bitsize");
ASSERT_FALSE("SP - get : Invalid bitsize");
return {};
}
}
@ -183,7 +180,7 @@ void TranslatorVisitor::SP(size_t bitsize, IR::U32U64 value) {
ir.SetSP(value);
break;
default:
ASSERT_MSG(false, "SP - set : Invalid bitsize");
ASSERT_FALSE("SP - set : Invalid bitsize");
}
}
@ -196,7 +193,7 @@ IR::U128 TranslatorVisitor::V(size_t bitsize, Vec vec) {
case 128:
return ir.GetQ(vec);
default:
ASSERT_MSG(false, "V - get : Invalid bitsize");
ASSERT_FALSE("V - get : Invalid bitsize");
}
}
@ -213,7 +210,7 @@ void TranslatorVisitor::V(size_t bitsize, Vec vec, IR::U128 value) {
ir.SetQ(vec, value);
return;
default:
ASSERT_MSG(false, "V - Set : Invalid bitsize");
ASSERT_FALSE("V - Set : Invalid bitsize");
}
}
@ -288,7 +285,7 @@ IR::UAnyU128 TranslatorVisitor::Mem(IR::U64 address, size_t bytesize, IR::AccTyp
case 16:
return ir.ReadMemory128(address);
default:
ASSERT_MSG(false, "Invalid bytesize parameter {}", bytesize);
ASSERT_FALSE("Invalid bytesize parameter {}", bytesize);
return {};
}
}
@ -311,7 +308,7 @@ void TranslatorVisitor::Mem(IR::U64 address, size_t bytesize, IR::AccType /*acc_
ir.WriteMemory128(address, value);
return;
default:
ASSERT_MSG(false, "Invalid bytesize parameter {}", bytesize);
ASSERT_FALSE("Invalid bytesize parameter {}", bytesize);
return;
}
}
@ -329,7 +326,7 @@ IR::U32 TranslatorVisitor::ExclusiveMem(IR::U64 address, size_t bytesize, IR::Ac
case 16:
return ir.ExclusiveWriteMemory128(address, value);
default:
ASSERT_MSG(false, "Invalid bytesize parameter {}", bytesize);
ASSERT_FALSE("Invalid bytesize parameter {}", bytesize);
return {};
}
}
@ -341,7 +338,7 @@ IR::U32U64 TranslatorVisitor::SignExtend(IR::UAny value, size_t to_size) {
case 64:
return ir.SignExtendToLong(value);
default:
ASSERT_MSG(false, "Invalid size parameter {}", to_size);
ASSERT_FALSE("Invalid size parameter {}", to_size);
return {};
}
}
@ -353,7 +350,7 @@ IR::U32U64 TranslatorVisitor::ZeroExtend(IR::UAny value, size_t to_size) {
case 64:
return ir.ZeroExtendToLong(value);
default:
ASSERT_MSG(false, "Invalid size parameter {}", to_size);
ASSERT_FALSE("Invalid size parameter {}", to_size);
return {};
}
}