mirror of
https://git.suyu.dev/suyu/dynarmic.git
synced 2026-01-03 13:14:42 +01:00
A64: Implement UADDW
This commit is contained in:
parent
5c47f03888
commit
8bba37089e
4 changed files with 31 additions and 2 deletions
28
src/frontend/A64/translate/impl/simd_three_different.cpp
Normal file
28
src/frontend/A64/translate/impl/simd_three_different.cpp
Normal file
|
|
@ -0,0 +1,28 @@
|
|||
/* This file is part of the dynarmic project.
|
||||
* Copyright (c) 2018 MerryMage
|
||||
* This software may be used and distributed according to the terms of the GNU
|
||||
* General Public License version 2 or any later version.
|
||||
*/
|
||||
|
||||
#include "frontend/A64/translate/impl/impl.h"
|
||||
|
||||
namespace Dynarmic::A64 {
|
||||
|
||||
bool TranslatorVisitor::UADDW(bool Q, Imm<2> size, Vec Vm, Vec Vn, Vec Vd) {
|
||||
if (size == 0b11) {
|
||||
return ReservedValue();
|
||||
}
|
||||
|
||||
const size_t esize = 8 << size.ZeroExtend<size_t>();
|
||||
const size_t part = Q ? 1 : 0;
|
||||
|
||||
const IR::U128 operand1 = V(128, Vn);
|
||||
const IR::U128 operand2 = ir.VectorZeroExtend(esize, Vpart(64, Vm, part));
|
||||
const IR::U128 result = ir.VectorAdd(esize * 2, operand1, operand2);
|
||||
|
||||
V(128, Vd, result);
|
||||
|
||||
return true;
|
||||
}
|
||||
|
||||
} // namespace Dynarmic::A64
|
||||
Loading…
Add table
Add a link
Reference in a new issue