Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-08 07:28:09 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

A32: Implement ASIMD VPMAX, VPMIN (floating-point)

Browse source
This commit is contained in:
MerryMage 2020-07-04 10:17:50 +01:00
parent 88e74cb2ba
commit 735738c7b6
3 changed files with 26 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

22
src/frontend/A32/translate/impl/asimd_three_regs.cpp
View file

@ -803,6 +803,28 @@ bool ArmTranslatorVisitor::asimd_VMIN_float(bool D, bool sz, size_t Vn, size_t V
});
}
bool ArmTranslatorVisitor::asimd_VPMAX_float(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm) {
if (Q) {
return UndefinedInstruction();
}
return FloatingPointInstruction(*this, D, sz, Vn, Vd, N, Q, M, Vm, [this](const auto&, const auto& reg_n, const auto& reg_m) {
const auto bottom = ir.VectorDeinterleaveEvenLower(32, reg_n, reg_m);
const auto top = ir.VectorDeinterleaveOddLower(32, reg_n, reg_m);
return ir.FPVectorMax(32, bottom, top, false);
});
}
bool ArmTranslatorVisitor::asimd_VPMIN_float(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm) {
if (Q) {
return UndefinedInstruction();
}
return FloatingPointInstruction(*this, D, sz, Vn, Vd, N, Q, M, Vm, [this](const auto&, const auto& reg_n, const auto& reg_m) {
const auto bottom = ir.VectorDeinterleaveEvenLower(32, reg_n, reg_m);
const auto top = ir.VectorDeinterleaveOddLower(32, reg_n, reg_m);
return ir.FPVectorMin(32, bottom, top, false);
});
}
bool ArmTranslatorVisitor::asimd_VRECPS(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm) {
return FloatingPointInstruction(*this, D, sz, Vn, Vd, N, Q, M, Vm, [this](const auto&, const auto& reg_n, const auto& reg_m) {
return ir.FPVectorRecipStepFused(32, reg_n, reg_m, false);

2
src/frontend/A32/translate/impl/translate_arm.h
View file

@ -500,6 +500,8 @@ struct ArmTranslatorVisitor final {
bool asimd_VACGE(bool D, bool op, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);
bool asimd_VMAX_float(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);
bool asimd_VMIN_float(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);
bool asimd_VPMAX_float(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);
bool asimd_VPMIN_float(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);
bool asimd_VRECPS(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);
bool asimd_VRSQRTS(bool D, bool sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm);