Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-07 06:58:15 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

ir: Add opcodes for signed saturated accumulations of unsigned values

Browse source
This commit is contained in:
Lioncash 2018-09-08 21:08:34 -04:00 • committed by MerryMage
parent 9a3d38d2ee
commit 6f911a26da
5 changed files with 116 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/frontend/ir/microinstruction.cpp
View file

@ -351,6 +351,10 @@ bool Inst::WritesToFPSRCumulativeSaturationBit() const {
case Opcode::VectorSignedSaturatedAbs16:
case Opcode::VectorSignedSaturatedAbs32:
case Opcode::VectorSignedSaturatedAbs64:
case Opcode::VectorSignedSaturatedAccumulateUnsigned8:
case Opcode::VectorSignedSaturatedAccumulateUnsigned16:
case Opcode::VectorSignedSaturatedAccumulateUnsigned32:
case Opcode::VectorSignedSaturatedAccumulateUnsigned64:
case Opcode::VectorSignedSaturatedNarrowToSigned16:
case Opcode::VectorSignedSaturatedNarrowToSigned32:
case Opcode::VectorSignedSaturatedNarrowToSigned64: