Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2025-12-30 19:24:42 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

frontend/ir_emitter: Add half-precision opcode for FPVectorRecipStepFused

Browse source
This commit is contained in:
Lioncash 2019-04-13 18:54:53 -04:00 • committed by MerryMage
parent 6da0411111
commit 5d5c9f149f
4 changed files with 34 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

2
src/frontend/ir/ir_emitter.cpp
View file

@ -2277,6 +2277,8 @@ U128 IREmitter::FPVectorRecipEstimate(size_t esize, const U128& a) {
U128 IREmitter::FPVectorRecipStepFused(size_t esize, const U128& a, const U128& b) {
switch (esize) {
case 16:
return Inst<U128>(Opcode::FPVectorRecipStepFused16, a, b);
case 32:
return Inst<U128>(Opcode::FPVectorRecipStepFused32, a, b);
case 64:

1
src/frontend/ir/microinstruction.cpp
View file

@ -338,6 +338,7 @@ bool Inst::ReadsFromAndWritesToFPSRCumulativeExceptionBits() const {
case Opcode::FPVectorPairedAdd64:
case Opcode::FPVectorRecipEstimate32:
case Opcode::FPVectorRecipEstimate64:
case Opcode::FPVectorRecipStepFused16:
case Opcode::FPVectorRecipStepFused32:
case Opcode::FPVectorRecipStepFused64:
case Opcode::FPVectorRoundInt16:

1
src/frontend/ir/opcodes.inc
View file

@ -573,6 +573,7 @@ OPCODE(FPVectorPairedAddLower32, U128, U128
OPCODE(FPVectorPairedAddLower64, U128, U128, U128 )
OPCODE(FPVectorRecipEstimate32, U128, U128 )
OPCODE(FPVectorRecipEstimate64, U128, U128 )
OPCODE(FPVectorRecipStepFused16, U128, U128, U128 )
OPCODE(FPVectorRecipStepFused32, U128, U128, U128 )
OPCODE(FPVectorRecipStepFused64, U128, U128, U128 )
OPCODE(FPVectorRoundInt16, U128, U128, U8, U1 )