mirror of
https://git.suyu.dev/suyu/dynarmic.git
synced 2026-01-06 06:28:13 +01:00
VFP: Implement VNMUL, VDIV
This commit is contained in:
parent
12e7f2c359
commit
3f1345a1a5
8 changed files with 101 additions and 2 deletions
|
|
@ -292,6 +292,16 @@ IR::Value IREmitter::FPAdd64(const IR::Value& a, const IR::Value& b, bool fpscr_
|
|||
return Inst(IR::Opcode::FPAdd64, {a, b});
|
||||
}
|
||||
|
||||
IR::Value IREmitter::FPDiv32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled) {
|
||||
ASSERT(fpscr_controlled);
|
||||
return Inst(IR::Opcode::FPDiv32, {a, b});
|
||||
}
|
||||
|
||||
IR::Value IREmitter::FPDiv64(const IR::Value& a, const IR::Value& b, bool fpscr_controlled) {
|
||||
ASSERT(fpscr_controlled);
|
||||
return Inst(IR::Opcode::FPDiv64, {a, b});
|
||||
}
|
||||
|
||||
IR::Value IREmitter::FPMul32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled) {
|
||||
ASSERT(fpscr_controlled);
|
||||
return Inst(IR::Opcode::FPMul32, {a, b});
|
||||
|
|
@ -302,6 +312,15 @@ IR::Value IREmitter::FPMul64(const IR::Value& a, const IR::Value& b, bool fpscr_
|
|||
return Inst(IR::Opcode::FPMul64, {a, b});
|
||||
}
|
||||
|
||||
IR::Value IREmitter::FPNeg32(const IR::Value& a) {
|
||||
return Inst(IR::Opcode::FPNeg32, {a});
|
||||
}
|
||||
|
||||
IR::Value IREmitter::FPNeg64(const IR::Value& a) {
|
||||
return Inst(IR::Opcode::FPNeg64, {a});
|
||||
}
|
||||
|
||||
|
||||
IR::Value IREmitter::FPSub32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled) {
|
||||
ASSERT(fpscr_controlled);
|
||||
return Inst(IR::Opcode::FPSub32, {a, b});
|
||||
|
|
|
|||
|
|
@ -96,8 +96,12 @@ public:
|
|||
IR::Value FPAbs64(const IR::Value& a);
|
||||
IR::Value FPAdd32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPAdd64(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPDiv32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPDiv64(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPMul32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPMul64(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPNeg32(const IR::Value& a);
|
||||
IR::Value FPNeg64(const IR::Value& a);
|
||||
IR::Value FPSub32(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
IR::Value FPSub64(const IR::Value& a, const IR::Value& b, bool fpscr_controlled);
|
||||
|
||||
|
|
|
|||
|
|
@ -64,8 +64,12 @@ OPCODE(FPAbs32, T::F32, T::F32
|
|||
OPCODE(FPAbs64, T::F64, T::F64 )
|
||||
OPCODE(FPAdd32, T::F32, T::F32, T::F32 )
|
||||
OPCODE(FPAdd64, T::F64, T::F64, T::F64 )
|
||||
OPCODE(FPDiv32, T::F32, T::F32, T::F32 )
|
||||
OPCODE(FPDiv64, T::F64, T::F64, T::F64 )
|
||||
OPCODE(FPMul32, T::F32, T::F32, T::F32 )
|
||||
OPCODE(FPMul64, T::F64, T::F64, T::F64 )
|
||||
OPCODE(FPNeg32, T::F32, T::F32 )
|
||||
OPCODE(FPNeg64, T::F64, T::F64 )
|
||||
OPCODE(FPSub32, T::F32, T::F32, T::F32 )
|
||||
OPCODE(FPSub64, T::F64, T::F64, T::F64 )
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue