Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-01 04:04:30 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

IR: Add IR instruction ZeroExtendToQuad

Browse source
This commit is contained in:
MerryMage 2018-01-24 15:54:11 +00:00
parent af848c627d
commit 28ccd85e5c
5 changed files with 21 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

12
src/backend_x64/emit_x64_data_processing.cpp
View file

@ -1090,6 +1090,18 @@ void EmitX64::EmitZeroExtendWordToLong(EmitContext& ctx, IR::Inst* inst) {
ctx.reg_alloc.DefineValue(inst, result);
}
void EmitX64::EmitZeroExtendLongToQuad(EmitContext& ctx, IR::Inst* inst) {
auto args = ctx.reg_alloc.GetArgumentInfo(inst);
if (args[0].IsInGpr()) {
// We let the register allocator automatically zero extend this when necessary
ctx.reg_alloc.DefineValue(inst, args[0]);
} else {
Xbyak::Xmm result = ctx.reg_alloc.UseScratchXmm(args[0]);
code->movq(result, result);
ctx.reg_alloc.DefineValue(inst, result);
}
}
void EmitX64::EmitByteReverseWord(EmitContext& ctx, IR::Inst* inst) {
auto args = ctx.reg_alloc.GetArgumentInfo(inst);
Xbyak::Reg32 result = ctx.reg_alloc.UseScratchGpr(args[0]).cvt32();