Suyu/dynarmic
1
0
Fork 0
mirror of https://git.suyu.dev/suyu/dynarmic.git synced 2026-01-08 15:38:19 +01:00
Code Issues Projects Releases Packages Wiki Activity Actions

A32: Implement ASIMD VTST

Browse source
This commit is contained in:
Lioncash 2020-06-18 09:30:19 -04:00 • committed by merry
parent 13367a7efd
commit 054dff7cd5
3 changed files with 25 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

23
src/frontend/A32/translate/impl/asimd_three_same.cpp
View file

@ -194,4 +194,27 @@ bool ArmTranslatorVisitor::asimd_VQSUB(bool U, bool D, size_t sz, size_t Vn, siz
return true;
}
bool ArmTranslatorVisitor::asimd_VTST(bool D, size_t sz, size_t Vn, size_t Vd, bool N, bool Q, bool M, size_t Vm) {
if (Q && (Common::Bit<0>(Vd) || Common::Bit<0>(Vn) || Common::Bit<0>(Vm))) {
return UndefinedInstruction();
}
if (sz == 0b11) {
return UndefinedInstruction();
}
const size_t esize = 8 << sz;
const auto d = ToVector(Q, Vd, D);
const auto m = ToVector(Q, Vm, M);
const auto n = ToVector(Q, Vn, N);
const auto reg_n = ir.GetVector(n);
const auto reg_m = ir.GetVector(m);
const auto anded = ir.VectorAnd(reg_n, reg_m);
const auto result = ir.VectorNot(ir.VectorEqual(esize, anded, ir.ZeroVector()));
ir.SetVector(d, result);
return true;
}
} // namespace Dynarmic::A32